

Hardware block

The Quartus Prime environment allows for the construction of hardware modules/blocks, which enable the "encapsulation" of a combinational or sequential circuit, or parts thereof, into a submodule. Hardware modules are equivalent to functions in programming languages, where a function allows for the "encapsulation" and invocation of a portion of source code with the appropriate parameters. A hardware module serves a similar purpose in the Quartus Prime environment as a Subsystem in the Matlab/Simulink environment.

Hardware module based on a *.bdf file

- 1. To create a new hardware module, you need to add a new schematic file (bdf) to the project: File -> New... -> Block Diagram/Schematic File.
- 2. In the next step, save the file with an appropriate name (e.g., FullAdder.bdf). The file name will also serve as the symbol name for the hardware module.
- Next, you need to build the schematic by assigning symbolic names to the input/output ports (these names will subsequently appear on the symbol of the created hardware module). Below (Fig. 1) is an example of a full adder schematic, with inputs *A*, *B*, and *Cin*, and outputs *Sum* and *Cout*.



Fig. 1: Logic diagram of a full adder circuit

4. To create the module and the associated symbol, save the contents of the file (Ctrl + S), and then click: File -> Create/Update -> Create Symbol Files for Current File.



Lab: Quartus Prime – Hardware block

 Next, navigate to the main file (Top.bdf). Select the symbol representing the circuit (hardware module) from Symbol Tool -> Libraries: Project (Fig. 2).



Fig. 2: Inserting a combinational circuit as a hardware module

6. Connect the inputs and outputs of the hardware module to the corresponding input/output ports of the FPGA device as shown in Fig. 3.

: :	1	: :	::			::	::	::			::	::	::	::	. : :			:	: :	::	::	::	::	: :			: :	::	::	::	::	::	::	::					: :	::	::	::					
• •		• •	• •	• •		• •	• •	• •		• •	• •	• •	• •	• •	• •	• •		•	i e		dd	ior	/b.	•••••	•••••	•••••	•••••	5.1	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• • •			• • •	,
	:	: :	::					::						: :					-	uii/	٩üü	len	VIII				-	11	: :			::	::	: :						::	::	::					
						÷																						1.5		100																	
	•	• •	• •	• •	• • •		SW	10					\geq	N	бC Ч		<u>.</u>			A					s	un		1		-0		<u>.</u>			> L	EU	R	1			1.1	• •	• • •				
				INI	C1	~	SW	/[1]			Г		~	IN	PUT				-						0	· • • •	⊢	1		0	UTF	UT.	-		> L	ED	R	2				IN	40	יר			
• •	·	• •	F		C I	<u> </u>	014	101	•••••	• • • • • •			<u>.</u>		ali i		1.5	•	£						<u> </u>	ou	1	1.1	• •	÷											F	IIN.	AB	Щ.	1	• • •	,
	:	: :	P	IN.	C1	1	90	121						V	C.					10	in.							11	: :	: :	::	::	::	::						::	P	IN	A1	0			
				IN	D1	2										•		•										1.5	• •										• •			_	_		1		
: :	:	: :	-			~	: :	: :						: :															: :	: :			: :														1
																				net							-														2.2						
• •	·	• •	• •	• •		• •	• •	• •	• • •	• • •	• •	• •	• •	• •	• •	• •		•	- 4	ist					• • • • •	• • • • •	•••••	÷ .	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	•••		•••	• • •	,
: :	:	: :	::	: :		::	::	::	:::			: :	::	: :	. : :				: :	: :	: :	::	::				: :	: :	::	: :	::	::	::	::	: :	: :	: :	: :	: :	::	::	::	:::				
• •	·	• •	• •	• •	• • •	• •	• •	• •	• • •	• • •	• •	• •	• •	• •	• •	• •		• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• • •	• • •	• • •	• • •	•
	:		::																: :	: :		2.2	: :						: :			: :	: :									::					

Fig. 3: View of the hardware module (symbol) in the main file

- 7. Start the compilation and program the FPGA device.
- 8. If you change the interface of the module (by adding or removing inputs/outputs), you must update the symbol again: File -> Create/Update -> Create Symbol Files for Current File.



Hardware module based on source code file *.vhd / *.vhdl / *.v / *.sv

- 1. Copy the source code file of the module to the project directory.
- 2. Add the file to the project by clicking on **Project -> Add/Remove Files in Project...**, then specify the source code file and click **Add**. The file should appear in the list.
- 3. Open the file so that the source code is visible on the screen.
- 4. Create the module and the associated symbol by selecting **File -> Create/Update -> Create Symbol Files for Current File** and save the *.bsf file in the default location (in the project directory).
- Insert the symbol representing the module into the top-level bdf file using the tool: Symbol Tool -> Libraries: Project.
- 6. Connect the inputs and outputs of the hardware module to the corresponding input/output ports of the FPGA device.
- 7. Start the compilation and program the FPGA device.