

Grzegorz Góra PhD D1-Lab 20 ggora@agh.edu.pl http://home.agh.edu.pl/~ggora/

Department of Robotics and Mechatronics Faculty of Mechanical Engineering and Robotics AGH University of Science and Technology

www.agh.edu.pl Actuating, Sensing and Control Mechatronic Systems



Part I

- 1. FPGA architecture of the system
- 2. Comparison of MCU and FPGA
- 3. FPGA Ways of use
- 4. FPGA Applications
- 5. DE10-Lite Development and Education Board
- 6. Example projects implemented using FPGA

Part II – Combinational circuits



CONDITIONS FOR PASSING THE COURSE

Passing the course – pass grade from laboratory, project, and exam:

laboratory (max 60 points) + project (max 40 points) + exam (motors, electronics, sensors).

Passing the laboratory and the project parts - based on the number of points. Grading scale:

- (0%-49%) 2.0
 (50%-60%) 3.0
 (81%-90%) 4.5
- (61%-70%) **3.5**

• (91%-100%) - 5.0

Currently achieved points are visible on (website of Grzegorz Karpiel PhD, tab Dydaktyka): http://home.agh.edu.pl/~gkarpiel/studenci.html

A point correction in case of an excused absence.

Final grade:

 $G_F = 0.35 \cdot G_{Lab} + 0.25 \cdot G_{Pro} + 0.4 \cdot G_{Exam}$

 G_{Lab} , G_{Pro} – final grades from laboratory and project;

 G_{Exam} – arithmetic mean from parts: motors, electronics, and sensors.

www.agh.edu.pl



COURSE ISSUES

Motors

- direct current motors (DC);
- stepper motors;
- linear motors;
- direct drives (BLDC, PMSM);
- synchronous motors AC;
- asynchronous motors AC;
- commutated motors AC;
- piezoelectric transducers;
- drivers and amplifiers;
- pneumatic and hydraulic actuators.

Electronics

- logic gates and flip-flops;
- combinational logic circuits design;
- sequential logic circuits design;
- microprocessors (construction and architecture);
- implementation of algorithms in FPGA;
- soft-processor Nios II.

Sensors

- sensors of non-electrical quantities (classic, MEMS);
- sensors in mechatronic systems;
- sensors as mechatronic systems.




FPGA (Field Programmable Gate Arrays)

The main components of FPGA devices:

- LEs cells (Logic Elements) / ALM (Adaptive Logic Modules) / CLBs (Configurable Logic Blocks);
- connection network provides local communication with neighboring LEs and global communication within the entire FPGA chip;
- additional elements (e.g. memory, multipliers, PLL loops, ADCs , etc.);
- others (power system, GPIO General Input/Output Ports, etc.).

Differences between FPGA devices (and devices' families):

- number of LEs (Logic Elements);
- complexity level of LEs;
- device speed (maximum operating frequency, expressed as signal propagation time through LEs ~ 1-9 ns);
- the type and number of integrated equipments (memory, multipliers, PLL loops, ADCs, etc.);
- number of input/output ports a type of footprint;
- version (commercial/industrial depending on the operating temperature range).





FPGA (Field Programmable Gate Arrays)


Altera Cyclone III Logic Element (LE) – Normal Mode

LEs cell:

• is based on a 4-bit Look Up Table (the 4 bit LUT allows to implement of any 4-bit boolean logic);

 the flip-flop allows to latch a signal (design sequential logic circuit);


• has additional elements for the internal configuration and signals multiplexing.





	MCU View	FPGA
Differences	 Fixed architecture imposed by the manufacturer A programming language is used as sequentially executed commands Multiple tasks are realized by switching between them Fixed, dedicated I/O ports, little possibility of changing functionality: e.g. PWM, I2C, SPI Built-in ADC and DAC converters 	 User-configurable architecture A programming language used for internal device configuration Tasks are realized parallelly and simultaneously User-configurable I/O ports, high possibility of changing a functionality Most often without built-in ADC and DAC converters
Similarities	 The digital circuit is in the form of an integrated circuit Can realize implemented algorithms/tasks Programmable by a dedicated language 	
 Can realize implemented algorithms/tasks Programmable by a dedicated language www.agh.edu.pl 		








	MCU View	FPGA
Differences	 Fixed architecture imposed by the manufacturer A programming language is used as sequentially executed commands Multiple tasks are realized by switching between them Fixed, dedicated I/O ports, little possibility of changing functionality: e.g. PWM, I2C, SPI Built-in ADC and DAC converters 	 User-configurable architecture A programming language used for internal device configuration Tasks are realized parallelly and simultaneously User-configurable I/O ports, high possibility of changing functionality Most often without built-in ADC and DAC converters
Similarities	 The digital circuit is in the form of an integrated circuit Can realize implemented algorithms Programmable by a dedicated language 	
www.agi	h.edu.pl	








	MCU	FPGA
Differences	 Fixed architecture imposed by the manufacturer A programming language is used as sequentially executed commands Multiple tasks are realized by switching between them Fixed, dedicated I/O ports, little possibility of changing functionality: e.g. PWM, I2C, SPI Built-in ADC and DAC converters 	 User-configurable architecture A programming language used for internal device configuration Tasks are realized parallelly and simultaneously User-configurable I/O ports, high possibility of changing functionality Most often without built-in ADC and DAC converters
Similarities	 The digital circuit is in the form of an integrated circuit Can realize implemented algorithms Programmable by a dedicated language 	
www.agt	n.edu.pl	










	MCU	FPGA
Differences	 Fixed architecture imposed by the manufacturer A programming language is used as sequentially executed commands Multiple tasks are realized by switching between them Fixed, dedicated I/O ports, little possibility of changing functionality: e.g. PWM, I2C, SPI Built-in ADC and DAC converters 	 User-configurable architecture A programming language used for internal device configuration Tasks are realized parallelly and simultaneously User-configurable I/O ports, high possibility of changing functionality Most often without built-in ADC and DAC converters
Similarities	 The digital circuit is in the form of an integrated circuit Can realize implemented algorithms Programmable by a dedicated language 	
www.agt	n.edu.pl	







	MCU	FPGA
Differences	 Fixed architecture imposed by the manufacturer A programming language is used as sequentially executed commands Multiple tasks are realized by switching between them Fixed, dedicated I/O ports, little possibility of changing functionality: e.g. PWM, I2C, SPI Built-in ADC and DAC converters 	 User-configurable architecture A programming language used for internal device configuration Tasks are realized parallelly and simultaneously User-configurable I/O ports, high possibility of changing functionality Most often without built-in ADC and DAC converters
Similarities	 The digital circuit is in the form of an integrated circuit Can realize implemented algorithms Programmable by a dedicated language 	
www.agt	n.edu.pl	



	MCU View	FPGA
Differences	 Fixed architecture imposed by the manufacturer A programming language is used as sequentially executed commands Multiple tasks are realized by switching between them Fixed, dedicated I/O ports, little possibility of changing functionality: e.g. PWM, I2C, SPI Built-in ADC and DAC converters 	 User-configurable architecture A programming language used for internal device configuration Tasks are realized parallelly and simultaneously User-configurable I/O ports, high possibility of changing functionality Most often without built-in ADC and DAC converters
Similarities	 The digital circuit is in the form of an integrated circuit Can realize implemented algorithms Programmable by a dedicated language 	
www.ag	h.edu.pl	



FPGA – Ways of use


Block schematic	HDL (Hardware Description Languages)	Soft-processor (e.g. Nios II)
<text><list-item></list-item></text>	<pre>The most commonly used: • VHDL • (System) Verilog • System C * System C * ibrary ieee; * use izee.std logic_1184.al;; * use izee.std logic_1184.al;; * use izee.std logic_1184.al;; * use izee.std logic_vector; * dat : in std_logic; * dat : in std_logic; * dat : in std_logic.vector; * dat : in std_logic_vector; * dat : in : i</pre>	 Advantages : user-configurable architecture; possibility of implementation your own peripherals; the ability to divide tasks into hardware and software parts; possibility of implementation several S-P units in one integrated circuit. Disadvantages : lower operating frequency (clock speed); usually this platform is more expensive.

www.agh.edu.pl



FPGA Application

- Embedded systems
- Control systems of mechatronic devices
- Implementation of numerical computations
- Digital Signal Processing (DSP)
- Measurement cards
- Image processing systems
- Military applications
- Network applications
- Power electronics
- ASIC prototyping





DE10-Lite Development and Education Board

FPGA


- MAX 10 10M50DAF484C7G
- 50 000 Logic Elements (LEs);
- 360 GPIO

(General Input/Output Ports);

- 288 embedded multiplier (9-bit elements);
- •7 ns propagation time through LEs;


(sequential logic circuits ~ 100-120 MHz);

- 1.638 Kbit memory bits;
- 4 x PLL;
- embedded 2 x ADC.





DE10-Lite Development and Education Board





BIBLIOGRAPHY

- [1] https://www.intel.com/
- [2] https://www.terasic.com.tw/en/
- [3] https://kamami.pl/
- [4] https://www.arm.com/
- [5] https://allaboutfpga.com/

Video

- [A] <u>https://www.youtube.com/watch?v=G-dKPe4Zz_M</u>
- [B] <u>https://www.youtube.com/watch?v=CnSE-gF4jng</u>
- [C] <u>https://www.youtube.com/watch?v=IG2I56NKLQk</u>
- [D] <u>https://www.youtube.com/watch?v=k_7IV0U2JhQ</u>
- [E] https://www.youtube.com/watch?v=CXb m8p3Yt4
- [F] <u>https://www.youtube.com/watch?v=ANxHyCAYGp0</u>
- [G] <u>https://www.youtube.com/watch?v=NBtGxF4UZRs</u>