

ALU Instructions

$$\begin{aligned}
 \text{[IF cond]} \quad \left| \begin{array}{c} \text{AR} \\ \text{AF} \end{array} \right| &= \text{xop} + \left| \begin{array}{c} \text{yop} \\ \text{C} \\ \text{yop} + \text{C} \\ \text{constant} \end{array} \right| ; && \text{Add/Add with Carry} \\
 &= \text{xop} - \left| \begin{array}{c} \text{yop} \\ \text{yop} + \text{C} - 1 \\ \text{constant} \end{array} \right| ; && \text{Subtract X-Y/Subtract X-Y with Borrow} \\
 &= \text{yop} - \left| \begin{array}{c} \text{xop} \\ \text{xop} + \text{C} - 1 \\ \text{constant} \end{array} \right| ; && \text{Subtract Y-X/Subtract Y-X with Borrow}
 \end{aligned}$$

Permissible xops

AX0, AX1, AR, MR0, MR1, MR2, SR0, SR1

Permissible yops (base instruction set)

AY0, AY1, AF

Permissible yops and constants (extended instruction set)

AY0, AY1, AF, 0, 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32767, -2, -3, -5, -9, -17, -33, -65, -129, -257, -513, -1025, -2049, -4097, -8193, -16385, -32768

$$\text{[IF cond]} \quad \left| \begin{array}{c} \text{AR} \\ \text{AF} \end{array} \right| = \text{xop} \left| \begin{array}{c} \text{AND} \\ \text{OR} \\ \text{XOR} \end{array} \right| \text{yop} ; \quad \text{AND, OR, XOR}$$

$$\text{[IF cond]} \quad \left| \begin{array}{c} \text{AR} \\ \text{AF} \end{array} \right| = \text{PASS} \left| \begin{array}{c} \text{xop} \\ \text{yop} \\ \text{constant} \end{array} \right| ; \quad \text{Pass, Clear}$$

Permissible yops (base instruction set)

AY0, AY1, AF

Permissible yops and constants (extended instruction set)

AY0, AY1, AF, 0, 1, 2, 3, 4, 5, 7, 8, 9, 15, 16, 17, 31, 32, 33, 63, 64, 65, 127, 128, 129, 255, 256, 257, 511, 512, 513, 1023, 1024, 1025, 2047, 2048, 2049, 4095, 4096, 4097, 8191, 8192, 8193, 16383, 16384, 16385, 32766, 32767, -1, -2, -3, -4, -5, -6, -8, -9, -10, -16, -17, -18, -32, -33, -34, -64, -65, -66, -128, -129, -130, -256, -257, -258, -512, -513, -514, -1024, -1025, -1026, -2048, -2049, -2050, -4096, -4097, -4098, -8192, -8193, -8194, -16384, -16385, -16386, -32767, -32768

$$\begin{aligned}
 \text{[IF cond]} \quad \left| \begin{array}{c} \text{AR} \\ \text{AF} \end{array} \right| &= - \left| \begin{array}{c} \text{xop} \\ \text{yop} \end{array} \right| ; && \text{Negate} \\
 &= \text{NOT} \left| \begin{array}{c} \text{xop} \\ \text{yop} \\ 0 \end{array} \right| ; && \text{NOT} \\
 &= \text{ABS} \quad \text{xop} ; && \text{Absolute Value} \\
 &= \text{yop} + 1 ; && \text{Increment} \\
 &= \text{yop} - 1 ; && \text{Decrement} \\
 &= \text{DIVS} \quad \text{yop, xop} ; && \text{Divide} \\
 &= \text{DIVQ} \quad \text{xop} ; && \\
 &= \left| \begin{array}{c} \text{TSTBIT n of xop} \\ \text{SETBIT n of xop} \\ \text{CLBIT n of xop} \\ \text{TGBIT n of xop} \end{array} \right| ; && \text{Bit Operations}
 \end{aligned}$$

Permissible xops
AX0, AX1, AR, MR0, MR1, MR2, SR0, SR1

Permissible n Values (0 = LSB)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15

Definitions of Operations
TSTBIT is an AND operation with a 1 in the selected bit
SETBIT is an OR operation with a 1 in the selected bit
CLBIT is an AND operation with a 0 in the selected bit
TGBIT is an XOR operation with a 1 in the selected bit

NONE = <ALU>; *Result Free*

where <ALU> is any unconditional ALU operation of the 21xx base instruction set (except DIVS or DIVQ). (Note that the additional constant ALU operations of the ADSP-2171/2181 extended instruction set are not allowed.)

Instruction Set Summary


MAC Instructions

[IF cond]	$\left \begin{array}{c} \text{MR} \\ \text{MF} \end{array} \right $	=	$\text{xop} * \left \begin{array}{c} \text{yop} \\ \text{xop} \end{array} \right $	$\left \begin{array}{c} (\text{SS}) \\ (\text{SU}) \\ (\text{US}) \\ (\text{UU}) \\ (\text{RND}) \end{array} \right $	;	<i>Multiply</i>
		=	$\text{MR} + \text{xop} * \left \begin{array}{c} \text{yop} \\ \text{xop} \end{array} \right $	$\left \begin{array}{c} (\text{SS}) \\ (\text{SU}) \\ (\text{US}) \\ (\text{UU}) \\ (\text{RND}) \end{array} \right $	;	<i>Multiply/Accumulate</i>
		=	$\text{MR} - \text{xop} * \left \begin{array}{c} \text{yop} \\ \text{xop} \end{array} \right $	$\left \begin{array}{c} (\text{SS}) \\ (\text{SU}) \\ (\text{US}) \\ (\text{UU}) \\ (\text{RND}) \end{array} \right $	;	<i>Multiply/Subtract</i>
		=	$\text{MR} [(\text{RND})]$			<i>Transfer MR</i>
		=	0			<i>Clear</i>

IF MV SAT MR ; *Conditional MR Saturation*

(S) Signed input (xop, yop)
(U) Unsigned input (xop, yop)
(RND) Rounded output

ALU Block Diagram



IF Condition Codes

Cond


EQ	Equal zero
NE	Not equal zero
LT	Less than zero
GE	Greater than or equal zero
LE	Less than or equal zero
GT	Greater than zero
AC	ALU carry
NOT AC	Not ALU carry

AV
NOT AV
MV
NOT MV
NEG
POS
NOT CE
FLAG_IN *
NOT FLAG_IN *

* Only for JUMP, CALL

ALU overflow
Not ALU overflow
MAC overflow
Not MAC overflow
Xop input sign negative
Xop input sign positive
Not counter expired
FI pin=1
FI pin=0

MAC Block Diagram



MR Registers



Data Move Instructions

reg = reg ;

Register-to-Register Move

reg = <data> ;

Load Register Immediate

dreg = <data> ;

dreg = DMOVLAY

Read Overlay Register

DMOVLAY = dreg ;

Write Overlay Register

reg = DM (<addr>) ;

Data Memory Read (Direct Address)

dreg = IO (<addr>); (See Note 1)

I/O Read (Direct Address)

dreg = DM (

Data Memory Read (Indirect Address)

I0	M0
I1	M1
I2	M2
I3	M3
I4	M4
I5	M5
I6	M6
I7	M7

dreg = PM (

Program Memory Read (Indirect Address)

I4	M4
I5	M5
I6	M6
I7	M7

DM (<addr>) = reg ;

Data Memory Write (Direct Address)

DM (<addr>) = DMOVLAY ;

Writes Contents of Overlay Registers to Data Memory

IO (<addr>) = dreg ; (See Note 1)

I/O Write (Direct Address)

DM (

Data Memory Write (Indirect Address)

I0	M0
I1	M1
I2	M2
I3	M3
I4	M4
I5	M5
I6	M6
I7	M7

PM (

Program Memory Write (Indirect Address)

I4	M4
I5	M5
I6	M6
I7	M7

Note 1: <addr> is an address value between 0 and 2048.

AX0, AX1
AY0, AY1
AR
MX0, MX1
MY0, MY1
MR0, MR1, MR2
SI, SE, SR0, SR1

dreg
(data registers)

I0, I1, I2, I3, I4, I5, I6, I7
M0, M1, M2, M3, M4, M5, M6, M7
L0, L1, L2, L3, L4, L5, L6, L7
TX0, TX1, RX0, RX1
SB, PX
ASTAT, MSTAT
SSTAT (*read-only*)
IMASK, ICNTL
IFC (*write-only*)
CNTR
OWRCNTR (*write-only*)

Multifunction Instructions

$$\begin{array}{|l|} \hline \langle \text{ALU} \rangle \\ \langle \text{MAC} \rangle \\ \langle \text{SHIFT} \rangle \\ \hline \end{array}, \quad \text{dreg} = \text{dreg};$$

Computation with Register-to-Register Move

$$\begin{array}{|l|} \hline \langle \text{ALU} \rangle \\ \langle \text{MAC} \rangle \\ \langle \text{SHIFT} \rangle \\ \hline \end{array}, \quad \text{dreg} = \left| \begin{array}{c} \text{DM} \left(\begin{array}{|l|} \hline \text{I0} \\ \text{I1} \\ \text{I2} \\ \text{I3} \\ \hline \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \\ \hline \end{array}, \begin{array}{|l|} \hline \text{M0} \\ \text{M1} \\ \text{M2} \\ \text{M3} \\ \hline \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \\ \hline \end{array} \right) \\ \\ \text{PM} \left(\begin{array}{|l|} \hline \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \\ \hline \end{array}, \begin{array}{|l|} \hline \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \\ \hline \end{array} \right) \\ \hline \end{array} \right|;$$

Computation with Memory Read

$$\left| \begin{array}{c} \text{DM} \left(\begin{array}{|l|} \hline \text{I0} \\ \text{I1} \\ \text{I2} \\ \text{I3} \\ \hline \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \\ \hline \end{array}, \begin{array}{|l|} \hline \text{M0} \\ \text{M1} \\ \text{M2} \\ \text{M3} \\ \hline \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \\ \hline \end{array} \right) \\ \\ \text{PM} \left(\begin{array}{|l|} \hline \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \\ \hline \end{array}, \begin{array}{|l|} \hline \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \\ \hline \end{array} \right) \\ \hline \end{array} \right| = \text{dreg}, \quad \begin{array}{|l|} \hline \langle \text{ALU} \rangle \\ \langle \text{MAC} \rangle \\ \langle \text{SHIFT} \rangle \\ \hline \end{array};$$

Computation with Memory Write

$$\begin{array}{|l|} \hline \text{AX0} \\ \text{AX1} \\ \text{MX0} \\ \text{MX1} \\ \hline \end{array} = \text{DM} \left(\begin{array}{|l|} \hline \text{I0} \\ \text{I1} \\ \text{I2} \\ \text{I3} \\ \hline \end{array}, \begin{array}{|l|} \hline \text{M0} \\ \text{M1} \\ \text{M2} \\ \text{M3} \\ \hline \end{array} \right), \quad \begin{array}{|l|} \hline \text{AY0} \\ \text{AY1} \\ \text{MY0} \\ \text{MY1} \\ \hline \end{array} = \text{PM} \left(\begin{array}{|l|} \hline \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \\ \hline \end{array}, \begin{array}{|l|} \hline \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \\ \hline \end{array} \right);$$

Data & Program Memory Read

$$\begin{array}{|l|} \hline \langle \text{ALU} \rangle \\ \langle \text{MAC} \rangle \\ \hline \end{array}, \quad \begin{array}{|l|} \hline \text{AX0} \\ \text{AX1} \\ \text{MX0} \\ \text{MX1} \\ \hline \end{array} = \text{DM} \left(\begin{array}{|l|} \hline \text{I0} \\ \text{I1} \\ \text{I2} \\ \text{I3} \\ \hline \end{array}, \begin{array}{|l|} \hline \text{M0} \\ \text{M1} \\ \text{M2} \\ \text{M3} \\ \hline \end{array} \right), \quad \begin{array}{|l|} \hline \text{AY0} \\ \text{AY1} \\ \text{MY0} \\ \text{MY1} \\ \hline \end{array} = \text{PM} \left(\begin{array}{|l|} \hline \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \\ \hline \end{array}, \begin{array}{|l|} \hline \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \\ \hline \end{array} \right); \quad \text{ALU/MAC with Data & Program Memory Read}$$

- $\langle \text{ALU} \rangle^* \dagger$ Any ALU instruction (except DIVS, DIVQ)
- $\langle \text{MAC} \rangle^* \dagger$ Any multiply/accumulate instruction
- $\langle \text{SHIFT} \rangle^*$ Any shifter instruction (except Shift Immediate)

* May not be conditional instructions

$\dagger$ AR, MR result registers must be used—not AF, MF feedback registers

Program Flow Instructions

DO <addr> [UNTIL term] ;

Do Until

[IF cond] JUMP | (I4) | ;
 | (I5) |
 | (I6) |
 | (I7) |
 | <addr> |

Jump

[IF cond] CALL | (I4) | ;
 | (I5) |
 | (I6) |
 | (I7) |
 | <addr> |

Call Subroutine

IF | FLAG_IN | | JUMP | <addr> ;
 | NOT FLAG_IN | | CALL |

Jump/Call on Flag In Pin

[IF cond] | SET | | FLAG_OUT | | [, ...] ;
RESET		FL0	
TOGGLE		FL1	
		FL2	

Modify Flag Out Pin

[IF cond] RTS ;

Return from Subroutine

[IF cond] RTI ;

Return from Interrupt Service Routine

IDLE [(n)] ;
n=16, 32, 64, or 128

Idle

DO UNTIL Termination Codes

<i>Term</i>	
CE	Counter expired
EQ	Equal zero
NE	Not equal zero
LT	Less than zero
GE	Greater than or equal zero
LE	Less than or equal zero
GT	Greater than zero
AC	ALU carry
NOT AC	Not ALU carry
AV	ALU overflow
NOT AV	Not ALU overflow
MV	MAC overflow
NOT MV	Not MAC overflow
NEG	Xop input sign negative
POS	Xop input sign positive
FOREVER	Always

IF Condition Codes


<i>Cond</i>	
EQ	Equal zero
NE	Not equal zero
LT	Less than zero
GE	Greater than or equal zero
LE	Less than or equal zero
GT	Greater than zero
AC	ALU carry
NOT AC	Not ALU carry
AV	ALU overflow
NOT AV	Not ALU overflow
MV	MAC overflow
NOT MV	Not MAC overflow
NEG	Xop input sign negative
POS	Xop input sign positive
NOT CE	Not counter expired
FLAG_IN *	FI pin=1
NOT FLAG_IN *	FI pin=0

** Only for JUMP, CALL*

Miscellaneous Instructions

NOP ;	NOP																		
MODIFY (<table><tr><td>I0</td><td>M0</td></tr><tr><td>I1</td><td>M1</td></tr><tr><td>I2</td><td>M2</td></tr><tr><td>I3</td><td>M3</td></tr><tr><td colspan="2"></td></tr><tr><td>I4</td><td>M4</td></tr><tr><td>I5</td><td>M5</td></tr><tr><td>I6</td><td>M6</td></tr><tr><td>I7</td><td>M7</td></tr></table>) ;	I0	M0	I1	M1	I2	M2	I3	M3			I4	M4	I5	M5	I6	M6	I7	M7	Modify Address Register
I0	M0																		
I1	M1																		
I2	M2																		
I3	M3																		
I4	M4																		
I5	M5																		
I6	M6																		
I7	M7																		
<table><tr><td>PUSH</td><td>STS</td><td>[, POP CNTR]</td><td>[, POP PC]</td><td>[, POP LOOP]</td></tr><tr><td>POP</td><td></td><td></td><td></td><td></td></tr></table> ;	PUSH	STS	[, POP CNTR]	[, POP PC]	[, POP LOOP]	POP					Stack Control								
PUSH	STS	[, POP CNTR]	[, POP PC]	[, POP LOOP]															
POP																			
<table><tr><td>ENA</td><td>SEC_REG</td><td rowspan="8">[, ...] ;</td></tr><tr><td>DIS</td><td>BIT_REV</td></tr><tr><td></td><td>AV_LATCH</td></tr><tr><td></td><td>AR_SAT</td></tr><tr><td></td><td>M_MODE</td></tr><tr><td></td><td>TIMER</td></tr><tr><td></td><td>G_MODE</td></tr><tr><td></td><td>INTS</td></tr></table>	ENA	SEC_REG	[, ...] ;	DIS	BIT_REV		AV_LATCH		AR_SAT		M_MODE		TIMER		G_MODE		INTS	Mode Control	
ENA	SEC_REG	[, ...] ;																	
DIS	BIT_REV																		
	AV_LATCH																		
	AR_SAT																		
	M_MODE																		
	TIMER																		
	G_MODE																		
	INTS																		
IDLE ;	Put Processor In Idle State																		
IDLE (n) ;	Put Processor In Idle State And Slow Clock By a Factor Of n																		
Permissible Values for n: 16, 32, 64, 128																			

ADSP-2181 Registers



//demonstracja filtracji sygnalow na ADSP2181 = komendzie Matlaba

//y = filter([0.5, 0.375, 0.25, 0.125], 1, [0.875, 0.75, 0.625, -0.875, -0.75, -0.625])

#define taps 4

.section/dm data16; //poczatek sekcji o nazwie (data16) w pamieci danych (dm)
.VAR/circ buf[taps]; //bufor cykliczny na probki sygnalu

.VAR x_input[] = 1, 2, 3, 4, 5, 6;
.VAR DA_out; //w tym miejscu znajduje sie przetwornik C/A

.section/pm pm_da; //poczatek sekcji o nazwie (pm_da) w pamieci programu (pm)
.VAR/circ coef[taps] = 0.5r, 0.375r, 0.25r, 0.125r; //bufor cykliczny na wspolczynniki filtru

.section/code interrupts; /*-----Interrupt vector table-----*/
__reset: JUMP start; nop; nop; nop; /* 0x0000: Reset vector*/

.section/code program; //sekcja programu
start: I2=buf; //poczatek bufora cyrkulacyjnego danych
 L2=length(buf); //dlugosc bufora cyrkulacyjnego = adresowanie cyrkulacyjne
 m2=1;
 m3=-1;

 I4=coef; //poczatek wspolczynninkow
 L4=length(coef); //dlugosc bufora wspolczynninkow - cyrkulacyjnego
 m4=1;

 I3=x_input; //dane
 L3=0; //adresowanie liniowe

 cntr = length(x_input); //tyle jest próbek do przefiltrowania
 do next until ce;
 mx0 = dm (I3,M2); //pobierz nowa probke z bufora sygnalu
 dm(i2,m2)=mx0; //umiesc probke w buforze filtru

 cntr=taps-1; //ustaw licznik petli na n-1 obrotow
 mr=0, my0=pm(i4,m4); //wyzeruj rejestr mr, i pobierz pierwsza dana
 do fir1 until ce;
fir1: mr=mr+mx0*my0(ss), mx0=dm(i2,m2), my0=pm(i4,m4); //filtruj

 mr=mr+mx0*my0(rnd); //w petli bylo n-1 mnozen i dodawan, tu jest n-te
 //poniewaz jest to ostatni MAC to zaokraglij wynik
 modify(i2,m3); // i2 = i2-1
 if mv sat mr; //jesli wystapilo przepelnienie to ogranicz

next: dm(DA_out) = mr1; //wyslij probke przefiltrowana na przetwornik

 idle; //zatrzymaj sie

When a DO UNTIL instruction is executed, the 14-bit address of the last instruction and a 4-bit termination condition (both contained in the DO UNTIL instruction) are pushed onto the 18-bit by 4-word loop stack. Simultaneously, the PC incrementer output is pushed onto the PC stack. Since the DO UNTIL instruction is located just before the first instruction of the loop, the PC stack then contains the first loop instruction address, and the loop stack contains the last loop instruction address and termination condition. The non-empty state of the loop stack activates the loop comparator which compares the address on top of the loop stack with the address of the next instruction. When these two addresses are equal, the loop comparator notifies the next address source selector that the last instruction in the loop will be executed on the next cycle. At this point, there are three possible results depending on the type of instruction at the end of the loop. Case 1 illustrates the most typical situation. Cases 2 and 3 are also allowed but involve greater program complexity for proper execution.

Case 1

If the last instruction in the loop is not a jump, call, return, or idle, the next address circuit will select the next address based on the termination condition stored on the top of the loop stack. If the condition is false, the top address on the PC stack is selected, causing a fetch of the first instruction of the loop. If the termination condition is true, the PC incrementer is chosen, causing execution to fall out of the loop. The loop stack, PC stack, and counter stack (if being used) are then popped.

The PASS instruction performs the transfer to the AR or AF register and affects the ASTAT status flags (for xop, yop, -1, 0, 1 only). This instruction is different from a register move operation which does not affect any status flags.

1.15 Number	Decimal Equivalent
0x0001	0.000031
0x7FFF	0.999969
0xFFFF	-0.000031
0x8000	-1.000000

2^0	2^{-1}	2^{-2}	2^{-3}	2^{-4}	2^{-5}	2^{-6}	2^{-7}	2^{-8}	2^{-9}	2^{-10}	2^{-11}	2^{-12}	2^{-13}	2^{-14}	2^{-15}
-------	----------	----------	----------	----------	----------	----------	----------	----------	----------	-----------	-----------	-----------	-----------	-----------	-----------

Figure 2.1 Bit Weighting For 1.15 Numbers

2.2.8 ALU Status

The ALU status bits in the ASTAT register are defined below. Complete information about the ASTAT register and specific bit mnemonics and positions is provided in the Program Control chapter.

Flag	Name	Definition
AZ	Zero	Logical NOR of all the bits in the ALU result register. True if ALU output equals zero.
AN	Negative	Sign bit of the ALU result. True if the ALU output is negative.
AV	Overflow	Exclusive-OR of the carry outputs of the two most significant adder stages. True if the ALU overflows.
AC	Carry	Carry output from the most significant adder stage.
AS	Sign	Sign bit of the ALU X input port. Affected only by the ABS instruction.
AQ	Quotient	Quotient bit generated only by the DIVS and DIVQ instructions.

Syntax	Status Condition	True If:
EQ	Equal Zero	AZ = 1
NE	Not Equal Zero	AZ = 0
LT	Less Than Zero	AN .XOR. AV = 1
GE	Greater Than or Equal Zero	AN .XOR. AV = 0
LE	Less Than or Equal Zero	(AN .XOR. AV) .OR. AZ = 1
GT	Greater Than Zero	(AN .XOR. AV) .OR. AZ = 0
AC	ALU Carry	AC = 1
NOT AC	Not ALU Carry	AC = 0
AV	ALU Overflow	AV = 1
NOT AV	Not ALU Overflow	AV = 0
MV	MAC Overflow	MV = 1
NOT MV	Not MAC Overflow	MV = 0
NEG	X Input Sign Negative	AS = 1
POS	X Input Sign Positive	AS = 0
CE	Counter Expired	
FOREVER	Always	

Table 3.1 DO UNTIL Termination Condition Logic

When a DO UNTIL instruction is executed, the 14-bit address of the last instruction and a 4-bit termination condition (both contained in the DO UNTIL instruction) are pushed onto the 18-bit by 4-word loop stack. Simultaneously, the PC incrementer output is pushed onto the PC stack. Since the DO UNTIL instruction is located just before the first instruction of the loop, the PC stack then contains the first loop instruction address, and the loop stack contains the last loop instruction address and termination condition. The non-empty state of the loop stack activates the loop comparator which compares the address on top of the loop stack with the address of the next instruction. When these two addresses are equal, the loop comparator notifies the next address source selector that the last instruction in the loop will be executed on the next cycle.