




ADSP-2181
EZ-KIT Lite

Programmer's
Quick Reference

Development Software Invocation Commands

Assembler `asm21 sourcefile [-switch ...] -2181`

Switches

<code>-c</code>	Case-sensitivity for program symbols
<code>-l</code>	.LST list file generated
<code>-m [depth]</code>	Macros expanded in .LST file
<code>-i [depth]</code>	Show contents of INCLUDE files in .LST file
<code>-o filename</code>	Rename output files (<i>default: SOURCEFILE.OBJ</i>)
<code>-dident[=literal]</code>	Define identifier for assembler's C preprocessor
<code>-s</code>	No semantics checking on multifunction instructions
<code>-2181</code>	Use ADSP-2181 specific instructions

Linker `ld21 file1 [file2 ...] [-switch ...]`
or `ld21 -i file_all [-switch ...]`

Switches

<code>-a archfile</code>	.ACH architecture file read by linker (<i>must specify ADSP2181.ACH</i>)
<code>-i file_all</code>	Files listed in indirect file <i>file_all</i> are linked
<code>-e executable</code>	Output files given filename <i>EXECUTABLE.EXE</i> (<i>default: 210x.EXE</i>)
<code>-dryrun</code>	Quick run to test for link errors (<i>no .EXE file generated</i>)
<code>-g</code>	.SYM symbol table file generated
<code>-x</code>	.MAP memory map file generated
<code>-user fastlibr</code>	Search library file generated by librarian
<code>-dir directory;</code>	Specify directories to search for library routines
<code>-p</code>	Assign library routines to boot pages where called

Simulators `sim2181 [-switch ...]`

Switches

<code>-a archfile</code>	.ACH architecture file read by simulator (<i>must specify ADSP2181.ACH</i>)
<code>-e exe_file</code>	.EXE program file loaded by simulator
<code>-c</code>	Case-sensitivity for program symbols
<code>-k keyfile</code>	Load and execute keystroke file
<code>-o msgfile</code>	Generate file containing error messages and Command Output Window messages
<code>-w winfile</code>	Simulator starts up with previously saved windows display file (.WIN)

PROM Splitter `spl21 exe_file promfile -pm [-switch ...]`
or `spl21 exe_file promfile -dm [-switch ...]`
or `spl21 exe_file promfile -loader -2181 [-s] [-i]`

Switches

<code>-pm</code>	Extract program memory ROM information
<code>-dm</code>	Extract data memory ROM information
<code>-s</code>	PROM file format: Motorola S record (<i>default</i>)
<code>-i</code>	PROM file format: Intel Hex record
<code>-us</code>	PROM file format: Motorola S record byte stream
<code>-us2</code>	PROM file format: Motorola S2 record byte stream
<code>-ui</code>	PROM file format: Intel Hex record byte stream
<code>-loader -2181</code>	Generate BDMA bootstrap loader in PROM file

Assembler Directives

```
.MODULE/qualifier/qualifier/ ... module_name;
.PAGE;
.CONST constant_name=expression;
.VAR/qualifier/qualifier/ ... buffer_name[length], ... ;
.INIT buffer_name: init_values;
.GLOBAL buffer_name, ... ;
.ENTRY program_label, ... ;
.EXTERNAL external_symbol, ... ;
.PORT port_name;
.INCLUDE <filename>;
.DMSEG dmseg_name;
.MACRO macro_name(param1,param2, ... );
.ENDMACRO;
.LOCAL macro_label, ... ;
.NEWPAGE;           Insert pagebreak in .LST file
.PAGELength #lines; Insert pagebreaks every #lines in .LST file
.LEFTMARGIN #columns; Set left margin in .LST file
.INDENT #columns;   Indent code #columns in .LST file
.PAGEWIDTH #columns; Set right margin in .LST file
.ENDMOD;
```

.MODULE qualifiers:	RAM, ROM	.VAR qualifiers:	PM, DM,
	ABS=address (do not use with STATIC)		RAM, ROM
	SEG=seg_name		ABS=address (do not use with STATIC)
	STATIC		SEG=seg_name
			CIRC
			STATIC
		.INIT init_values:	constant, constant, ...
			<filename>
			^other_buffer
			%other_buffer

Assembler C Preprocessor Directives

```
#define macro_name(param1, ... ) expression Define a macro
#undef macro_name                           Undefine a macro
#include "filename "                        Include text from another source file

#if expression      Conditionally include and assemble, depending on the value of
                    an expression that evaluates to a constant
#else               Include and assemble if the previous #if test failed
#endif

#ifdef macro_name   Conditionally include and assemble, if macro_name is defined (with #define or -d switch)
#ifndef macro_name  Conditionally include and assemble, if macro_name is not defined
#else               Include and assemble if the previous #ifdef or #ifndef test failed
#endif
```

Invoking The Simulator

```
> SIM2181 [-a filename] [-c] [-e filename] [-k filename]
          [-w filename] [-o filename] [-help]
```

-a <i>filename</i>	Specify .ACH architecture file
-c	Make simulator case-sensitive for assembly code symbols
-e <i>filename</i>	Load program (.EXE file)
-k <i>filename</i>	Load and run keystroke file
-w <i>filename</i>	Start simulator with .WIN windows configuration file
-o <i>filename</i>	Open ASCII output file to capture simulator error messages and command output window messages
-help	Display invocation syntax and command line switches; simulator is not invoked

example:

```
> sim2181 -a c:\ADI_DSP\21xx\LIB\ADSP2181
```

General-Purpose Registers	Program Control Registers
HOLDER1	PC
HOLDER2	CNTR
HOLDER3	CYCLE
HOLDER4	PM_ADDR
	DM_ADDR

Simulator-Maintained Software Registers

Command

```

alias 'newname' 'cmd'
alias >'filename'
alias
addsymbol+ 'symbol' addr
{asym+}
assemble addr instr
{a}
break addr
break addr, n
break
{b}
breakchange expr
{bc}
breakdelete break#
{bd}
breakdelete ALL
{bd}
breakexpression expr
{be}
breakrange range
{br}
chipreset
{cr}
connect rfs# tfs#

connect rfs# tfs# OPEN
connect ALL OPEN
connect
delete 'newname'
dump range >'filename'
{d}
execute instr
{exe}
find addr,addr expr
{f}
fill addr expr
fill range expr
fill startaddr <'filename'
go
go addr

```

Definition

```

Create command alias
Save aliases to file
List aliases in command output window
Add program symbol at address

Assemble instruction at address

Set breakpoint
Set multi-breakpoint
List all breaks in command output window

Set break change expression

Delete break

Delete all breaks

Set break expression

Set break address range

Chip reset (with program boot)

Connect RFS of SPORTx (rfs#) toTFS of SPORTy
(tfs#)
Disconnect RFS-to-TFS connection
Disconnect all RFS-to-TFS connections
List current RFS-to-TFS connections
Delete alias
Dump memory to file

Execute instruction

Find numeric value (expr) in memory range

Set memory location to value (expr)
Fill memory range with value (expr)
Fill memory range from file
Start program execution
Start program execution, stop at addr

```

{g}

Command

```
interrupt irq# min [max][OFFSET #cycles]
interrupt sig min [max][OFFSET #cycles]
interrupt FI period [ONCE|RESET]
interrupt ALL
interrupt ACTIVE
{i}
keyon 'keyfile'
{ko}
keyoff
{kf}
<'keyfile'
load 'filename'
{l}
loadrom 'filename'
{lr}
loadsymbols 'filename'
{ls}
loopback sport#
{lb}
loopback sport# OPEN
loopback ALL OPEN
loopback
{lb}
openport addr [<'infile'>]'outfile']
{op}
openport addr <'infile' CIRC
{op}

openport addr
{op}
opensport sport# [<'infile'>]'outfile']
opensport sport# <'infile' CIRC
```

Definition

Generate periodic interrupt signal
Generate periodic serial port signal
Generate periodic Flag In signal
List settings for all signals
List settings for all active signals

Start recording keystroke file

Stop recording keystrokes, close file

Playback keystroke file
Load program (.EXE file) into memory

Load ROM file (.BNM file) into boot memory
Read new symbol table (.SYM file) into simulator
Connect TFS to RFS and DT to DR of serial port
Disconnect loopback connection
Disconnect all loopback connections
List current loopback connections

Open memory-mapped I/O port and assign data files
Open memory-mapped I/O port with circular input data file

Close memory-mapped I/O port

Open SPORT and assign data files
Open SPORT with circular input data file

file

opensport <i>sport#</i>	Close SPORT
{os}	
Command	Definition
plot <i>range decimation</i>	Plot memory data
{pl}	
profileadd <i>range# addr, addr</i>	Define (or redefine) profile address range
{pa}	
profileclear	Clear all profile data, delete all address ranges
{pc}	
profiledelete <i>range#</i>	Delete profile address range
{pd}	
profilereset	Clear all profile data, retain address ranges
{pr}	
resethboot	Reset chip, without program boot
{re}	
shell	Temporarily exit to operating system
{sh}	(type "exit" to return to simulator)
state >'file'	Save simulator state
state <'file'	Restore simulator state
step	Single step
step <i>n</i>	Multi-step <i>n</i> instructions
{s}	
undefine <i>reg</i>	Undefine contents of register
undefine <i>addr</i>	Undefine contents of memory location
undefine <i>range</i>	Undefine contents of memory range
{u}	
watchdelete <i>watch#</i>	Delete <i>watch#</i>
{wd}	
watchexpression <i>expr</i>	Set watch expression
{we}	
watchpoint <i>addr</i>	Set watchpoint on data variable or buffer
watchpoint <i>range</i>	Set watch address range
watchpoint	List all watches in command output window
{w}	
win >'file'	Save windows configuration (.WIN file)
win <'file'	Restore windows configuration (.WIN file)
? <i>expr</i>	Evaluate general expression
? <i>reg</i>	Evaluate contents of register
? <i>addr</i>	Evaluate contents of memory location
? <i>symbol</i>	Locate program symbol
?+ <i>expr</i>	Add expression to expressions window
?- <i>expr#</i>	Delete <i>expr#</i> from expressions window
<i>reg</i> = <i>expr</i>	Set register equal to value of expression

(ex. AX0=0xFF)

Short form of command: *command* chipreset
 {*cmd*} {*cr*}

To define an address range: *range = startaddr , endaddr*
 range = startaddr / #locations

Command Window Commands

Ctrl-D Dump memory to file (*in any memory window*)
 Ctrl-F Fill memory (*in any memory window*)
 Ctrl-G Go to address (*in any memory window*)
 Ctrl-L List open windows and choose one to bring to front
 Ctrl-M Load memory (*in any memory window*)
 Ctrl-R Resize trace length (*in Trace Window*)
 Ctrl-T Toggle numeric format in window (decimal ↔ hexadecimal)
 Ctrl-O Toggle tracking of data memory and program memory window

Control Key Sequences

Control Key	^D	^F	^G	^M	^R	^T	^O
Window							
Boot Memory	✓	✓	✓	✓		✓	
Data Memory	✓	✓	✓	✓		✓	✓
Program Memory	✓	✓	✓	✓		✓	✓
Computational Registers						✓	
Control Registers						✓	
DAG Registers						✓	
Program Control Registers						✓	
SPORT Registers						✓	
Command Window						✓	
Expressions						✓	
Profile						✓	
Trace					✓	✓	

Window-to-Control Key Cross Reference

Function

Key

F1	Help
F2	Goto Next Window
F3	Goto Menu Bar
F4	Run (Go)
F5	Move Window Up ↑
F6	Move Window Down ↓
F7	Move Window Left ←
F8	Move Window Right →
F9	Set / Clear Breakpoint
F10	Single Step

Shift-F5	Enlarge Window Vertically ◇
Shift-F6	Reduce Window Vertically
Shift-F7	Enlarge Window Horizontally ↔
Shift-F8	Reduce Window Horizontally →←
Shift-F9	Set / Clear Multi-Breakpoint
Shift-F10	Multi-Step

Escape	Close window
--------	--------------

Keyboard Function Keys (PC only)

Allowed Registers for Data Move & Multifunction Instructions		
reg	AX0, AX1 AY0, AY1 AR MX0, MX1 MY0, MY1 MR0, MR1, MR2 SI, SE, SR0, SR1	dreg (data registers)
	I0, I1, I2, I3, I4, I5, I6, I7 M0, M1, M2, M3, M4, M5, M6, M7 L0, L1, L2, L3, L4, L5, L6, L7 TX0, TX1, RX0, RX1 SB, PX ASTAT, MSTAT SSTAT (read-only) IMASK, ICNTL IFC (write-only) CNTR OWRCNTR (write-only)	



Circular Buffer Addressing

Next Address = (I + M – B) modulo(L) + B

I=current address M=modify value (signed) M≤L
 B=base address L=buffer length

(Set L=0 for standard, non-circular indirect addressing: I+M=modified address)

Buffer Length & Base Address Operators

^ buffer_name Base address of buffer_name
 % buffer_name Length (number of locations) of buffer_name

Example: Setting Up DAG Registers for Circular Buffer & DO UNTIL Loop

```

.VAR/DM/RAM/CIRC real_data[n];      {n=number of input samples}
I5=^real_data;                       {buffer base address}
L5=%real_data;                       {buffer length}
M5=1;                                {post-modify I5 by 1}
CNTR=%real_data;                     {loop counter = buffer length}
DO loop UNTIL CE;

    AX0=DM(I5,M5);                    {get next sample}
    ...
    {now process sample stored in AX0}
loop:  ...

```

Instruction Set Summary

Notation Conventions

UPPERCASE	Explicit syntax—must be entered exactly as shown (either lowercase or uppercase may be used, however)
I0–I7	Index registers for indirect addressing
M0–M7	Modify registers for indirect addressing
L0–L7	Length registers for circular buffers (set to 0 for non-circular indirect addressing)
<data>	Immediate data value
<addr>	Immediate address value (absolute address or program label)
<exp>	Exponent (shift value) in shift immediate instructions (8-bit signed number)
cond	Condition code for conditional instruction
term	Termination code for DO UNTIL loop
dreg	Data register (of ALU, MAC, or Shifter)
reg	Any register (including dregs)
;	A semicolon terminates the instruction
,	Commas separate multiple operations of a single instruction
[]	Brackets enclose optional parts of instruction
[, ...]	Indicates multiple operations of an instruction that may be combined in any order, separated by commas.

option1	List of options; choose one.
option2	
option3	

ALU Instructions

[IF cond]	$\left \begin{array}{c} \text{AR} \\ \text{AF} \end{array} \right $	=	xop	+	$\left \begin{array}{c} \text{yop} \\ \text{C} \\ \text{yop} + \text{C} \\ \text{constant} \end{array} \right $	;	<i>Add/Add with Carry</i>
		=	xop	-	$\left \begin{array}{c} \text{yop} \\ \text{yop} + \text{C} - 1 \\ \text{constant} \end{array} \right $	;	<i>Subtract X-Y/Subtract X-Y with Borrow</i>
		=	yop	-	$\left \begin{array}{c} \text{xop} \\ \text{xop} + \text{C} - 1 \\ \text{constant} \end{array} \right $	;	<i>Subtract Y-X/Subtract Y-X with Borrow</i>

Permissible xops
AX0, AX1, AR, MR0, MR1, MR2, SR0, SR1

Permissible yops (base instruction set)
AY0, AY1, AF

Permissible yops and constants (extended instruction set)
AY0, AY1, AF, 0, 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384,
32767, -2, -3, -5, -9, -17, -33, -65, -129, -257, -513, -1025, -2049, -4097, -8193, -16385, -32768

[IF cond]	<table><tr><td> AR</td><td>= xop</td><td> AND</td><td> yop</td><td></td></tr><tr><td> AF</td><td></td><td> OR</td><td></td><td></td></tr><tr><td></td><td></td><td> XOR</td><td></td><td></td></tr></table>	AR	= xop	AND	yop		AF		OR					XOR			;	<i>AND, OR, XOR</i>
AR	= xop	AND	yop															
AF		OR																
		XOR																

[IF cond]	$\left \begin{array}{c} \text{AR} \\ \text{AF} \end{array} \right $	=	PASS	$\left \begin{array}{c} \text{xop} \\ \text{yop} \\ \text{constant} \end{array} \right $	;	<i>Pass, Clear</i>
-----------	--	---	------	---	---	--------------------

Permissible yops (base instruction set)
AY0, AY1, AF

Permissible yops and constants (extended instruction set)
AY0, AY1, AF, 0, 1, 2, 3, 4, 5, 7, 8, 9, 15, 16, 17, 31, 32, 33, 63, 64, 65, 127, 128, 129, 255, 256, 257, 511, 512, 513, 1023, 1024, 1025, 2047, 2048, 2049, 4095, 4096, 4097, 8191, 8192, 8193, 16383, 16384, 16385, 32766, 32767, -1, -2, -3, -4, -5, -6, -8, -9, -10, -16, -17, -18, -32, -33, -34, -64, -65, -66, -128, -129, -130, -256, -257, -258, -512, -513, -514, -1024, -1025, -1026, -2048, -2049, -2050, -4096, -4097, -4098, -8192, -8193, -8194, -16384, -16385, -16386, -32767, -32768

[IF cond]	$\left \begin{array}{c} \text{AR} \\ \text{AF} \end{array} \right $	=	-	$\left \begin{array}{c} \text{xop} \\ \text{yop} \end{array} \right $	;	<i>Negate</i>
		=	NOT	$\left \begin{array}{c} \text{xop} \\ \text{yop} \\ 0 \end{array} \right $	;	<i>NOT</i>
		=	ABS	xop ;		<i>Absolute Value</i>
		=	yop +	1 ;		<i>Increment</i>
		=	yop -	1 ;		<i>Decrement</i>
		=	DIVS	yop, xop ;		<i>Divide</i>
		=	DIVQ	xop ;		
		=	$\left \begin{array}{c} \text{TSTBIT n of xop} \\ \text{SETBIT n of xop} \\ \text{CLBIT n of xop} \\ \text{TGBIT n of xop} \end{array} \right $	;		<i>Bit Operations</i>

Permissible xops
AX0, AX1, AR, MR0, MR1, MR2, SR0, SR1

Permissible n Values (0 = LSB)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15

Definitions of Operations
TSTBIT is an AND operation with a 1 in the selected bit
SETBIT is an OR operation with a 1 in the selected bit
CLBIT is an AND operation with a 0 in the selected bit
TGBIT is an XOR operation with a 1 in the selected bit


NONE = <ALU>;

Result Free

where <ALU> is any unconditional ALU operation of the 21xx base instruction set (except DIVS or DIVQ). (Note that the additional constant ALU operations of the ADSP-2171/2181 extended instruction set are not allowed.)

Description: Perform the designated ALU operation, set the condition flags, then discard the result value. This allows the testing of register values without disturbing the AR or AF register values.

ALU Block Diagram



IF Condition Codes

Cond

EQ	Equal zero
NE	Not equal zero
LT	Less than zero
GE	Greater than or equal zero
LE	Less than or equal zero
GT	Greater than zero
AC	ALU carry
NOT AC	Not ALU carry
AV	ALU overflow
NOT AV	Not ALU overflow
MV	MAC overflow
NOT MV	Not MAC overflow
NEG	Xop input sign negative
POS	Xop input sign positive
NOT CE	Not counter expired
FLAG_IN *	FI pin=1
NOT FLAG_IN *	FI pin=0

* Only for JUMP, CALL

Allowed XOP, YOP Registers for ALU Instructions

<i>xop</i>	AX0, AX1 AR MR0, MR1, MR2 SR0, SR1
<i>yop</i>	AY0*, AY1 AF

* DIVS instruction may not use AY0 as YOP operand.

Instruction Set Summary

MAC Instructions

[IF cond]	$\left \begin{array}{c} \text{MR} \\ \text{MF} \end{array} \right $	$= \text{xop} * \left \begin{array}{c} \text{yop} \\ \text{xop} \end{array} \right $	$\left \begin{array}{c} \text{(SS)} \\ \text{(SU)} \\ \text{(US)} \\ \text{(UU)} \\ \text{(RND)} \end{array} \right $	;	<i>Multiply</i>
		$= \text{MR} + \text{xop} * \left \begin{array}{c} \text{yop} \\ \text{xop} \end{array} \right $	$\left \begin{array}{c} \text{(SS)} \\ \text{(SU)} \\ \text{(US)} \\ \text{(UU)} \\ \text{(RND)} \end{array} \right $	;	<i>Multiply/Accumulate</i>
		$= \text{MR} - \text{xop} * \left \begin{array}{c} \text{yop} \\ \text{xop} \end{array} \right $	$\left \begin{array}{c} \text{(SS)} \\ \text{(SU)} \\ \text{(US)} \\ \text{(UU)} \\ \text{(RND)} \end{array} \right $	;	<i>Multiply/Subtract</i>
		$= \text{MR} [\text{(RND)}]$;			<i>Transfer MR</i>
		$= 0$;			<i>Clear</i>
IF MV	SAT MR	;			<i>Conditional MR Saturation</i>
(S)	Signed input (xop, yop)				
(U)	Unsigned input (xop, yop)				
(RND)	Rounded output				

IF Condition Codes


Cond	
EQ	Equal zero
NE	Not equal zero
LT	Less than zero
GE	Greater than or equal zero
LE	Less than or equal zero
GT	Greater than zero
AC	ALU carry
NOT AC	Not ALU carry
AV	ALU overflow
NOT AV	Not ALU overflow
MV	MAC overflow
NOT MV	Not MAC overflow
NEG	Xop input sign negative
POS	Xop input sign positive
NOT CE	Not counter expired
FLAG_IN *	FI pin=1
NOT FLAG_IN *	FI pin=0

* Only for JUMP, CALL


Allowed XOP, YOP Registers for MAC Instructions

xop	MX0, MX1 MR0, MR1, MR2 AR SR0, SR1
yop	MY0, MY1 MF

MAC Block Diagram



MR Registers



Instruction Set Summary

Shifter Instructions

[IF cond]	SR = [SR OR] ASHIFT xop	$\left \begin{matrix} \text{(HI)} \\ \text{(LO)} \end{matrix} \right $;	Arithmetic Shift
[IF cond]	SR = [SR OR] LSHIFT xop	$\left \begin{matrix} \text{(HI)} \\ \text{(LO)} \end{matrix} \right $;	Logical Shift
[IF cond]	SR = [SR OR] NORM xop	$\left \begin{matrix} \text{(HI)} \\ \text{(LO)} \end{matrix} \right $;	Normalize
[IF cond]	SE = EXP xop	$\left \begin{matrix} \text{(HI)} \\ \text{(LO)} \\ \text{(HIX)} \end{matrix} \right $;	Derive Exponent
[IF cond]	SB = EXPADJ xop ;		Block Exponent Adjust
	SR = [SR OR] ASHIFT xop BY <exp>	$\left \begin{matrix} \text{(HI)} \\ \text{(LO)} \end{matrix} \right $;	Arithmetic Shift Immediate
	SR = [SR OR] LSHIFT xop BY <exp>	$\left \begin{matrix} \text{(HI)} \\ \text{(LO)} \end{matrix} \right $;	Logical Shift Immediate

(HI) Shift is referenced to SR1 (most significant 16 bits)
(LO) Shift is referenced to SR0 (least significant 16 bits)
(HIX) HI extend (AV overflow bit read by exponent detector)

IF Condition Codes


Cond	
EQ	Equal zero
NE	Not equal zero
LT	Less than zero
GE	Greater than or equal zero
LE	Less than or equal zero
GT	Greater than zero
AC	ALU carry
NOT AC	Not ALU carry
AV	ALU overflow
NOT AV	Not ALU overflow
MV	MAC overflow
NOT MV	Not MAC overflow
NEG	Xop input sign negative
POS	Xop input sign positive
NOT CE	Not counter expired
FLAG_IN *	FI pin=1
NOT FLAG_IN *	FI pin=0

* Only for JUMP, CALL

Allowed XOP Registers for Shifter Instructions

xop	SI, SR0, SR1 AR MR0, MR1, MR2
-----	-------------------------------------

Shifter Block Diagram



Instruction Set Summary

Data Move Instructions

reg = reg ;	<i>Register-to-Register Move</i>																		
reg = <data> ; dreg = <data> ;	<i>Load Register Immediate</i>																		
dreg = DMOVLAY	<i>Read Overlay Register</i>																		
DMOVLAY = dreg ;	<i>Write Overlay Register</i>																		
reg = DM (<addr>) ;	<i>Data Memory Read (Direct Address)</i>																		
dreg = IO (<addr>) ; (See Note 1)	<i>I/O Read (Direct Address)</i>																		
dreg = DM (<table><tr><td>I0</td><td>M0</td></tr><tr><td>I1</td><td>M1</td></tr><tr><td>I2</td><td>M2</td></tr><tr><td>I3</td><td>M3</td></tr><tr><td colspan="2"></td></tr><tr><td>I4</td><td>M4</td></tr><tr><td>I5</td><td>M5</td></tr><tr><td>I6</td><td>M6</td></tr><tr><td>I7</td><td>M7</td></tr></table>) ;	I0	M0	I1	M1	I2	M2	I3	M3			I4	M4	I5	M5	I6	M6	I7	M7	<i>Data Memory Read (Indirect Address)</i>
I0	M0																		
I1	M1																		
I2	M2																		
I3	M3																		
I4	M4																		
I5	M5																		
I6	M6																		
I7	M7																		
dreg = PM (<table><tr><td>I4</td><td>M4</td></tr><tr><td>I5</td><td>M5</td></tr><tr><td>I6</td><td>M6</td></tr><tr><td>I7</td><td>M7</td></tr></table>) ;	I4	M4	I5	M5	I6	M6	I7	M7	<i>Program Memory Read (Indirect Address)</i>										
I4	M4																		
I5	M5																		
I6	M6																		
I7	M7																		
DM (<addr>) = reg ;	<i>Data Memory Write (Direct Address)</i>																		
DM (<addr>) = DMOVLAY ;	<i>Writes Contents of Overlay Registers to Data Memory</i>																		
IO (<addr>) = dreg ; (See Note 1)	<i>I/O Write (Direct Address)</i>																		
DM (<table><tr><td>I0</td><td>M0</td></tr><tr><td>I1</td><td>M1</td></tr><tr><td>I2</td><td>M2</td></tr><tr><td>I3</td><td>M3</td></tr><tr><td colspan="2"></td></tr><tr><td>I4</td><td>M4</td></tr><tr><td>I5</td><td>M5</td></tr><tr><td>I6</td><td>M6</td></tr><tr><td>I7</td><td>M7</td></tr></table>) = dreg ;	I0	M0	I1	M1	I2	M2	I3	M3			I4	M4	I5	M5	I6	M6	I7	M7	<i>Data Memory Write (Indirect Address)</i>
I0	M0																		
I1	M1																		
I2	M2																		
I3	M3																		
I4	M4																		
I5	M5																		
I6	M6																		
I7	M7																		
PM (<table><tr><td>I4</td><td>M4</td></tr><tr><td>I5</td><td>M5</td></tr><tr><td>I6</td><td>M6</td></tr><tr><td>I7</td><td>M7</td></tr></table>) = dreg ;	I4	M4	I5	M5	I6	M6	I7	M7	<i>Program Memory Write (Indirect Address)</i>										
I4	M4																		
I5	M5																		
I6	M6																		
I7	M7																		

Note 1: <addr> is an address value between 0 and 2048.

Multifunction Instructions

$\begin{vmatrix} \text{<ALU>} \\ \text{<MAC>} \\ \text{<SHIFT>} \end{vmatrix}$, dreg = dreg ;

Computation with Register-to-Register Move

$\begin{vmatrix} \text{<ALU>} \\ \text{<MAC>} \\ \text{<SHIFT>} \end{vmatrix}$, dreg = $\begin{vmatrix} \text{DM} (\begin{vmatrix} \text{I0} \\ \text{I1} \\ \text{I2} \\ \text{I3} \end{vmatrix} , \begin{vmatrix} \text{M0} \\ \text{M1} \\ \text{M2} \\ \text{M3} \end{vmatrix}) ; \\ \text{---} \\ \begin{vmatrix} \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \end{vmatrix} , \begin{vmatrix} \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \end{vmatrix} \\ \text{PM} (\begin{vmatrix} \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \end{vmatrix} , \begin{vmatrix} \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \end{vmatrix}) ; \end{vmatrix}$

Computation with Memory Read

$\begin{vmatrix} \text{DM} (\begin{vmatrix} \text{I0} \\ \text{I1} \\ \text{I2} \\ \text{I3} \end{vmatrix} , \begin{vmatrix} \text{M0} \\ \text{M1} \\ \text{M2} \\ \text{M3} \end{vmatrix}) = \text{dreg} , \begin{vmatrix} \text{<ALU>} \\ \text{<MAC>} \\ \text{<SHIFT>} \end{vmatrix} ; \\ \text{---} \\ \begin{vmatrix} \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \end{vmatrix} , \begin{vmatrix} \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \end{vmatrix} \\ \text{PM} (\begin{vmatrix} \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \end{vmatrix} , \begin{vmatrix} \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \end{vmatrix}) \end{vmatrix}$

Computation with Memory Write

$\begin{vmatrix} \text{AX0} \\ \text{AX1} \\ \text{MX0} \\ \text{MX1} \end{vmatrix} = \text{DM} (\begin{vmatrix} \text{I0} \\ \text{I1} \\ \text{I2} \\ \text{I3} \end{vmatrix} , \begin{vmatrix} \text{M0} \\ \text{M1} \\ \text{M2} \\ \text{M3} \end{vmatrix}) , \quad \begin{vmatrix} \text{AY0} \\ \text{AY1} \\ \text{MY0} \\ \text{MY1} \end{vmatrix} = \text{PM} (\begin{vmatrix} \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \end{vmatrix} , \begin{vmatrix} \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \end{vmatrix}) ;$

Data & Program Memory Read

$\begin{vmatrix} \text{<ALU>} \\ \text{<MAC>} \end{vmatrix}$, $\begin{vmatrix} \text{AX0} \\ \text{AX1} \\ \text{MX0} \\ \text{MX1} \end{vmatrix} = \text{DM} (\begin{vmatrix} \text{I0} \\ \text{I1} \\ \text{I2} \\ \text{I3} \end{vmatrix} , \begin{vmatrix} \text{M0} \\ \text{M1} \\ \text{M2} \\ \text{M3} \end{vmatrix}) , \quad \begin{vmatrix} \text{AY0} \\ \text{AY1} \\ \text{MY0} \\ \text{MY1} \end{vmatrix} = \text{PM} (\begin{vmatrix} \text{I4} \\ \text{I5} \\ \text{I6} \\ \text{I7} \end{vmatrix} , \begin{vmatrix} \text{M4} \\ \text{M5} \\ \text{M6} \\ \text{M7} \end{vmatrix}) ;$ *ALU/MAC with Data & Program Memory Read*

<ALU>*† Any ALU instruction (except DIVS, DIVQ)

<MAC>*† Any multiply / accumulate instruction

<SHIFT>* Any shifter instruction (except Shift Immediate)

* May not be conditional instructions

† AR, MR result registers must be used—not AF, MF feedback registers

Instruction Set Summary

Program Flow Instructions

DO <addr> [UNTIL term];

Do Until

[IF cond] JUMP | (14) | ;
 | (15) |
 | (16) |
 | (17) |
 | <addr> |

Jump

[IF cond] CALL | (14) | ;
 | (15) |
 | (16) |
 | (17) |
 | <addr> |

Call Subroutine

IF | FLAG_IN | | JUMP <addr> ;
 | NOT FLAG_IN | | CALL |

Jump/Call on Flag In Pin

[IF cond] | SET | | FLAG_OUT | | [, ...] ;
RESET		FL0	
TOGGLE		FL1	
		FL2	

Modify Flag Out Pin

[IF cond] RTS ;

Return from Subroutine

[IF cond] RTI ;

Return from Interrupt Service Routine

IDLE [(n)];

Idle

n=16, 32, 64, or 128

DO UNTIL Termination Codes

<i>Term</i>	
CE	Counter expired
EQ	Equal zero
NE	Not equal zero
LT	Less than zero
GE	Greater than or equal zero
LE	Less than or equal zero
GT	Greater than zero
AC	ALU carry
NOT AC	Not ALU carry
AV	ALU overflow
NOT AV	Not ALU overflow
MV	MAC overflow
NOT MV	Not MAC overflow
NEG	Xop input sign negative
POS	Xop input sign positive
FOREVER	Always

IF Condition Codes

<i>Cond</i>	
EQ	Equal zero
NE	Not equal zero
LT	Less than zero
GE	Greater than or equal zero
LE	Less than or equal zero
GT	Greater than zero
AC	ALU carry
NOT AC	Not ALU carry
AV	ALU overflow
NOT AV	Not ALU overflow
MV	MAC overflow
NOT MV	Not MAC overflow
NEG	Xop input sign negative
POS	Xop input sign positive
NOT CE	Not counter expired
FLAG_IN *	FI pin=1
NOT FLAG_IN *	FI pin=0

** Only for JUMP, CALL*





Miscellaneous Instructions


NOP ;		NOP																		
MODIFY (	<table><tr><td>I0</td><td>M0</td></tr><tr><td>I1</td><td>M1</td></tr><tr><td>I2</td><td>M2</td></tr><tr><td>I3</td><td>M3</td></tr><tr><td colspan="2"></td></tr><tr><td>I4</td><td>M4</td></tr><tr><td>I5</td><td>M5</td></tr><tr><td>I6</td><td>M6</td></tr><tr><td>I7</td><td>M7</td></tr></table>	I0	M0	I1	M1	I2	M2	I3	M3			I4	M4	I5	M5	I6	M6	I7	M7	Modify Address Register
I0	M0																			
I1	M1																			
I2	M2																			
I3	M3																			
I4	M4																			
I5	M5																			
I6	M6																			
I7	M7																			
[	<table><tr><td>PUSH</td><td>STS</td></tr><tr><td>POP</td><td></td></tr></table>	PUSH	STS	POP																
PUSH	STS																			
POP																				
[, POP CNTR]	[, POP PC]	[, POP LOOP];																		
		Stack Control																		
<table><tr><td>ENA</td><td>SEC_REG</td></tr><tr><td>DIS</td><td>BIT_REV</td></tr><tr><td></td><td>AV_LATCH</td></tr><tr><td></td><td>AR_SAT</td></tr><tr><td></td><td>M_MODE</td></tr><tr><td></td><td>TIMER</td></tr><tr><td></td><td>G_MODE</td></tr><tr><td></td><td>INTS</td></tr></table>	ENA	SEC_REG	DIS	BIT_REV		AV_LATCH		AR_SAT		M_MODE		TIMER		G_MODE		INTS	[, ...] ;	Mode Control		
ENA	SEC_REG																			
DIS	BIT_REV																			
	AV_LATCH																			
	AR_SAT																			
	M_MODE																			
	TIMER																			
	G_MODE																			
	INTS																			
IDLE ;		Put Processor In Idle State																		
IDLE (n) ;		Put Processor In Idle State And Slow Clock By a Factor Of n																		
Permissible Values for n: 16, 32, 64, 128																				

Modes	
SEC_REG	Secondary register set
BIT_REV	Bit-reverse addressing in DAG1
AV_LATCH	ALU overflow (AV) status latch
AR_SAT	AR register saturation
M_MODE	MAC result placement mode
TIMER	Timer enable
G_MODE	Go mode enable
INTS	Interrupt enable


Control/Status Registers

Control register default bit values at reset are as shown; if no value is shown, the bit is undefined after reset. Reserved bits are shown on a gray field—these bits should always be written with zeros.







$$\text{SCLKDIV} = \frac{\text{CLKOUT frequency}}{2 * (\text{SCLK frequency})} - 1$$





$$\text{RFSDIV} = \frac{\text{SCLK frequency}}{\text{RFS frequency}} - 1$$




SPORT0 Multichannel Word Enables




Control/Status Registers






$$\text{SCLKDIV} = \frac{\text{CLKOUT frequency}}{2 * (\text{SCLK frequency})} - 1$$




$$\text{RFSDIV} = \frac{\text{SCLK frequency}}{\text{RFS frequency}} - 1$$






Control/Status Registers


BDMA Control




BDMA External Address



BDMA Internal Address






Programmable Flag & Composite Select Control



Status Registers

(Non-Memory-Mapped)




Mode Names for Mode Control Instruction


(see Miscellaneous Instructions on page 21)

Bit	Mode Name	
0	SEC_REG	Secondary register set
1	BIT_REV	Bit-reverse addressing in DAG1
2	AV_LATCH	ALU overflow (AV) status latch
3	AR_SAT	AR register saturation
4	M_MODE	MAC result placement mode
5	TIMER	Timer enable
6	G_MODE	Go mode enable
7	INTS	Interrupt enable

Interrupt Registers
(Non-Memory-Mapped)



Interrupt Registers
(Non-Memory-Mapped)



Memory Maps

Data Memory

<i>Data Memory</i>	<i>Address</i>
32 Memory mapped registers	0x3FFF 0x3FE0
Internal 8160 words	0x3FDF 0x2000
8K Internal (DMOVLAY=0) or External 8K (DMOVLAY=1,2)	0x1FFF 0x0000

Program Memory

<i>Program Memory</i>	<i>Address</i>
8K Internal (PMOVLAY = 0, MMAP = 0) or External 8K (PMOVLAY = 1 or 2, MMAP = 0)	0x3FFF 0x2000
8K Internal	0x1FFF 0x0000

MMAP = 0

Interrupt Vector Tables

ADSP-2181

<i>Interrupt Source</i>	<i>Interrupt Vector Address (Hex)</i>	
Reset (or Power up with PUCR=1)	0000	(highest priority)
Power Down (non-maskable)	002C	
<u>IRQ2</u>	0004	
<u>IRQL1</u>	0008	
<u>IRQL0</u>	000C	
SPORT0 Transmit	0010	
SPORT0 Receive	0014	
<u>IRQE</u>	0018	
BDMA Interrupt	001C	
SPORT1 Transmit or <u>IRQ1</u>	0020	
SPORT1 Receive or <u>IRQ0</u>	0024	
Timer	0028	(lowest priority)

Control/Status Registers

Symbolic names for the memory-mapped control and status registers are provided in four files included with the development software. The symbols are defined as constants equal to the register addresses, and can be used for direct addressing. To use these symbols, include the appropriate file in the your source code files with the assembler's `.INCLUDE` directive:

```
Filename      Include Directive To Use:
DEF2181.H     .INCLUDE <DEF2181.H>;
```

<i>Control/Status Register</i>	<i>Data Memory Address</i>	<i>Assembly Code Symbol</i>
System Control Register	0x3FFF	Sys_Ctrl_Reg
Data Memory Wait State Control Register	0x3FFE	Dm_Wait_Reg
Timer Period	0x3FFD	Tperiod_Reg
Timer Count	0x3FFC	Tcount_Reg
Timer Scaling Factor	0x3FFB	Tscale_Reg
SPORT0 Multichannel Receive	0x3FFA	Sport0_Rx_Words1
Word Enable Register (32-bit)	0x3FF9	Sport0_Rx_Words0
SPORT0 Multichannel Transmit	0x3FF8	Sport0_Tx_Words1
Word Enable Register (32-bit)	0x3FF7	Sport0_Tx_Words0
SPORT0 Control Register	0x3FF6	Sport0_Ctrl_Reg
SPORT0 Serial Clock Divide Modulus	0x3FF5	Sport0_Sclkdiv
SPORT0 Rcv Frame Sync Divide Modulus	0x3FF4	Sport0_Rfsdiv
SPORT0 Autobuffer Control Register	0x3FF3	Sport0_Autobuf_Ctrl
SPORT1 Control Register	0x3FF2	Sport1_Ctrl_Reg
SPORT1 Serial Clock Divide Modulus	0x3FF1	Sport1_Sclkdiv
SPORT1 Rcv Frame Sync Divide Modulus	0x3FF0	Sport1_Rfsdiv
SPORT1 Autobuffer Control Register	0x3FEF	Sport1_Autobuf_Ctrl
Programmable Flag & Composite Select	0x3FE6	Prog_Flag_Comp_Sel_Ctrl
Programmable Flag Data	0x3FE5	Prog_Flag_Data
BDMA Word Count	0x3FE4	BDMA_Word_Count
BDMA Control	0x3FE3	BDMA_Control
BDMA External Address	0x3FE2	BDMA_External_Address
BDMA Internal Address	0x3FE1	BDMA_Internal_Address
IDMA Control	0x3FE0	IDMA_Control

ADSP-2181 Registers

